A typical high energy physics experiment requires both a high speed data acquisiton and processing system, for data collection and reduction; and a general purpose computer to handle further reduction, bookkeeping and mass storage. Broad differences in architecture, format or technology, will often exist between these two systems, and interface design can become a formidable task.
The PDP-11 series minicomputer is widely used in physics research, and the Brookhaven FASTBUS is the only standard high speed data acquisition system which is fully implemented in a current high energy physics experiment. This paper will describe the design and operation of an interface between these two systems. The major issues are elucidated by a preliminary discussion on the basic principles of Bus Systems, and their application to Brookhaven FASTBUS and UNIBUS.
II. Whys and Wherefores of Busses
The simplest data transmission system would include a MASTER device, a SLAVE device and an interconnecting link. (The terms "Master" and "Slave" have come into general use in spite of their negative human connotations. They are, however, technically preferable to "Driver'/"Receiver" or "Talker"/"Listener", etc. because a "Master" may initiate a "Read" Operation in which the "Slave" is actually the sender of the data.) At a minimum, two kinds of information must appear on the connecting link: the DATA itself, and DATA TRANSFER CONTROL information which is necessary both to specify the direction of data flow, and to synchronize its transmission and reception. (See Fig. 1A .)
In a larger system, use of individual links between all potential Master-Slave pairs could in principle support very high speed parallel operation.
However, the resulting network would require vast amounts of cable and connectors, and impose a major arbitration problem on each module. In practical terms, the cost of high-speed micro-electronics has been declining both absolutely and relative to the cost of connections. In addition, master and slave devices may often be collected into groups in which data transfers must occur in sequence: in other words, where there would be no benefit from concurrent transmissions in a network. ( CONTROL signals are needed to determine which of many potential masters will actually assume mastership during a particular time slot on the bus. ADDRESS information is used to select which of many potential slaves will actually respond to the current master.
A. ONE-TO-ONE B. NETWORK @ (p dp @ 6 j . . . . . , - * Figure 3 compares the data and address fields of UNIBUS with those of FASTBUS. Figure 3A indicates that data and address are multiplexed in space on UNIBUS, i.e., they occur at the same time but in different physical space; and multiplexed in time on FASTBUS, i.e., they occur in the same space but at different times. Note that time multiplexing on FASTBUS allows the use of much larger address and data spaces within the same physical space. Figure 3B shows how the data space of the two busses is actually used to transport data of various types. Figure 3C shows the mapping which assigns a unique address location to a segment of the data space on each bus. Map the 18 bit address space of UNIBUS into the 32-bit field on FASTBUS and vice versa.
2.
Convert space-multiplexed address and data fields into a time-multiplexed field, and vice versa. transmission of the data; the master then lowers its bit; followed by the slave, which follows suit, completing the data transfer cycle. The two busses are also similar in their method for specifying the direction of the data transfer. In both cases there is a control bit which accompanies the address and indicates whether data is to be transferred to or from the slave (i.e., read or written).
Beyond these basic characteristics, Brookhaven FASTBUS provides several important features in its data transfer protocol which are absent from UNIBUS. Time multiplexing of address and data requires a separate handshake for each form of information. The double handshake on FASTBUS is far more powerful than the single one on UNIBUS in providing for error detection and recovery.
A variety of factors may prevent the successful completion of a data transfer within a reasonable time span. There may be no slave which recognizes the address put up by the master; or, the addressed slave may be busy, empty of data, or slow in producing or accepting it. UNIBUS provides no way for distinguishing among these possiblities; the only possible indication of an anomaly in data transfer is the failure of any slave to return the second part of the handshake.
On Brookhaven FASTBUS, by contrast, the various conditions are separable. Two options are immediately apparent: every slave may fail to return the address part of the handshake, indicating non-recognition of address; or, a slave which has completed the address handshake may fail to return the data handshake, signaling its inability to read or write data. Three other possibilties are introduced by the addition of two more bits, which may be returned by a slave with its data handshake. One of these bits shows a BUSY condition; the other, an EMPTY condition; both together are used to mark the last word of a block transfer. Figure 4 . Address transformations from UNIBUS to Brookhaven FASTBUS are performed by the address map, which will be described in detail below. In the opposite direction, they are handled by a shift matrix and counter which produces the correct addressto-data mapping and generates sequential addresses for block transfers. Every 32-bit transfer on Brookhaven FASTBUS will correspond to two 16-bit transfers on UNIBUS. In order to avoid tying up FASTBUS between UNIBUS words, temporary storage is provided in the high-word latch (HWL) and low-word latch (LWL), for data originating from FASTBUS and UNIBUS, respectively. Multiplexing of high-and low-order 16-bit words, composition, decomposition and byte shifting are performed by a combinational data multiplexer. Multiplexing of address and data, and bidirectional multiplexing are performed on an internal bus. A FASTBUS interface section does TTL/ECL level shifting and bidirectional buffering between the internal bus and the FASTBUS address/data lines. Two registers are included to handle broadcast commands: the FASTBUS broadcast register (FBR) for FASTBUS-initiated commands and the UNIBUS-addressable Low-order Broadcast Register (LBR). The high-order 16-bits of a UNIBUS-initiated broadcast are transmitted directly to FASTBUS by writing to a dummy location; the contents of the LBR are appended on to the explicit high-order part.
Not shown in Figure 4 are two control sections, which govern all data transfer control bits, requests for mastership, and control of multiplexers, drivers, address counters and data latches. One of these circuits controls FASTBUS-initiated transfers and is triggered by synchronization bits issued by the Brookhaven FASTBUS master; the other plays a corresponding role during UNIBUS-initiated transfers. Each is implemented using a Moore-type machine with pseudo-synchronous clock-input control. 4 We turn next to the problem of address mapping from UNIBUS to Brookhaven FASTBUS. 
